We present in this paper an approach to designing partially strongly code-disjoint (PSCD) CMOS circuits and checkers, considering transistor stuck-on faults in addition to gate-level stuck-at faults. Our design-for-testability (DFT) 
INTRODUCTION
Investigation of totally self-checking (TSC) checkers dates back at least as far as 1968 [1] Classical gate-level single stuck-at fault model has been adopted by most researchers ever since. Because the CMOS technology has become the major VLSI technology, it is necessary to revise the theory (assumptions and conditions) on totally self-checking; circuits and checkers in order to facilitate reliable computing [2] . Fault [3] . Study of various on-line checkers for switch-level circuits also has been raised due to the prevalence of the CMOS technology (see, e.g., ), with stuck-on faults on fully complemen- [1 tary gates still relatively untouched 1] Methods have been proposed towards realizing reliable checkers in CMOS circuits. If the checkers are realized using only CMOS domino gates, then they will remain self-testing for all single stuck-at and stuck-open faults, and most stuck-on faults [4] . presented, but stuck-on faults are still not discussed [5] . The [DDQ monitor- ing has been widely reported (see, e.g., [12] [13] [14] [15] [16] [17] ).
However, in a system where self-checking circuits and checkers are implemented for concurrent error detection, off-chip current monitoring is not practical.
A strongly code-disjoint (SCD) built-in current sensor for CMOS self-checking circuits have been proposed recently [18] . In this paper, we also discuss concurrent detection of CMOS stuck-on and bridging faults which induce steady current flow. We first review a novel scheme of detecting transistor stuck-on faults which was proposed by Favalli, et a/. [19] . Then SCD checkers seem to be the largest class of checkers which may achieve the TSC goal so far as combinational circuits and faults are concerned. However, in [22] , an example is given where a network of SCD checkers do not achieve the TSC goal. Therefore, the largest class of checkers that achieve the TSC goal in fact is the class of strongly self-checking checkers [22] the output value to be undetermined, i.e., to fall into the range (Voz,, Vow). Therefore, detecting the analog faults concurrently will be critical to a reliable self-checking systems. A design-for-testability (DFT) approach for CMOS analog fault detection is depicted in Fig. 2 [19] , which needs a few extra transistors to detect analog faults without using current monitoring. A revised DFT scheme for detecting analog faults for CMOS circuits was also proposed recently [23] , which requires less hardware overhead.
When the control signal is at logic 1, the circuit is in normal operation mode; when is at logic 0 (test mode), the error signal E will indicate whether there is a fault (logic 0) or not (logic 1). Our first thought is that this DFT technique might be applied to on-line self-checking systems. However, for such a system, this scheme should be modified to satisfy the on-line detection criterion. Fig. 3 depicts our analog fault detection (AFD) circuit which will be shown to satisfy the concurrent error detection requirement.
By definition, the output of a simplest TSC checker must be (1, 0) or (0, 1) in the fault-free case.
The error indication signal E in the AFD circuit (Fig. 3) Fig. 4 . In Fig. 5 , we show the DFT approach for concurrent analog fault detection, which mixes the test phases and the normal-operation phases using c12, in a pipelined system with a two-phase clock.
The functional circuit in Fig. 5 Fig. 4(b) .
Because of cascading transistor ME (see Fig. 3 [24] [25] [26] [27] . In this section, we apply our analog fault concurrent detection technique to the unordered-code TSC checkers proposed by Smith [24] . Fig. 6 shows the structure of Smith's m-out-of-2m TSC checker, which has been proved to be totally self-checking (with respect to single stuck-at faults, of course). Since the m-outof-2m TSC checkers are constructed by elementary sorter cells (Fig. 6) FIGURE 7 An m-out-of-2m PSCD checker which can detect transistor stuck-on faults.
checker, as indicated in the figure. If there is a stuck-on fault in this checker, and an input pattern that sensitizes a power-ground path, then the AFD circuit takes on the value (0, 0) or (1, 1) instead of (0, 1) or (1,0), which violates the normal input requirement of the TRC, causing its output (zl, z2) to display this error. Therefore, the stuck-on fault is detected.
Shown in Fig. 8(a) is one possible small system design. Since the AFD circuit can not be separated from the functional circuit, slight performance penalty is unavoidable. This effect however can be reduced by a careful design of transistor ME (see the next section). Another design is shown in Fig. 8(b) , which is good for larger CMOS circuits. In the figure, there are (n-1) AFD circuits: (n-2) of them are for the functional circuit (which is partitioned into (n-2) blocks), and the last one is for the original checker circuit. This design improves on the performance of large circuits by reducing stray capacitance on each bus. More AFD circuit modules can be used in a similar way to detect analog faults in a larger system. For example, we can use another AFD circuit to detect stuck-on faults in the TRC, circuit (see Fig. 8(c) ). Stuck 
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FIGURE 9 An inverter chain with the proposed AFD circuit.
FIGURE 10 The mask layout of Fig. 9 .
shift register--a frequently used circuit module in CMOS. The layout is based on a 3 #m CMOS technology, and the circuit is extracted from the layout and simulated. The aspect ratio (W/L) of M1, M3, and M4 are 3/10, 4/2, and 4/2, respectively.
Switch-level (Irsim) and circuit-level (Spice) simulation results are shown in Fig. 11 , which are just as predicted. In Fig. l(a) , signals x and y are the input and output of the CUT, respectively. We apply x and monitor its output y, which does not change even if there are two consecutive faults in the circuit, i.e., we can not tell whether the circuit is faulty or not just by observing primary output y.
However, we are able to know that the circuit is faulty (there are analog faults) by observing the error indication signals E and E2, which alternate back and forth between (0, 1) and (1, 0) in the fault free case (before 200 ns). If there is a stuck-on fault in transistor M (of Fig. 9 ), then the signals (E, E2) will take on the values (0, 0) to indicate this analog fault (from 250 ns to 300 ns and 350 ns to 400 ns). If there is a stuck-on fault in transistor M4 (of Fig. 9 ), then the signals (E, E2) will take on the values (1, 1) to indicate this analog fault (from 450 ns to 500 ns and 550ns to 600ns). From 600ns to 800ns, this circuit is fault free again. Fig. 11 (b) shows the Spice simulation result corresponding to Fig. l(a) , in which the upper half shows the result for 0 ns to 400 ns, while the lower half shows that for 400 ns to 800 ns. It should be noted that stuck-at faults in the inverter chain cannot be detected at (El,E2), however, they will be exposed at (Z1, Z2) as shown in Fig. 8 . Although the performance degradation also can be reduced by a careful layout of transistor M2 (in Fig. 3 ), it has many side-effects. Owing to the speed degradation, the functional and checker circuits may need a number of AFD circuits to detect steady-state current produced by a stuck-on transistor. Maly and Patyra pointed out that a bipolar junction transistor (BJT) device, rather than a MOS device, should be used as a voltage drop element in a current sensor [16] , since BJTs have high switching speed and low voltage drop (in the saturation mode). In our design, the transistor M2 can be replaced by an npn BJT (see Fig. 14) . The circuit performs the same logic function, and the system speed is improved. We also can replace the MOS transistor M3 (in Fig. 3 ) with a BJT (see Fig. 14) , which reduces the testing time. Fault models for BJTs are assumed to be transistor stuck-on and stuck-open faults, which are similar to those for MOS transistors. Therefore, the AFD circuits in Fig. 14 preserves the PSCD property.
To evaluate our new scheme, both the circuit with AFD and the circuit without AFD (the original circuit) are simulated. Spice simulation results are shown in Fig. 15 , in which the solid line is for the circuit without AFD, and the dashed line is for the circuits with AFD. The upper half of the figure shows that the difference between the circuit with AFD and the original circuit is very small (as compared with Fig. 13 ). Though the circuit performance is greatly improved, the power consumption also increases. Static power is consumed during the time period when the control signal el2 is high (see the lower half of the figure, which shows the current levels). Therefore, if the resistance of R is low (e.g., 4 .3 KY), the circuit will consume large power. The power consumption can be reduced to approximately the power consumption of the original circuit, shown in Fig. 16 , if the resistance R is increased (e.g., 86 Kf). The resistance needs not be linear, so we can use a MOSFET for this purpose. There is a trade-off between power consumption and area overhead. 
CONCLUDING REMARKS
We discuss concurrent detection of' CMOS stuckon and bridging faults which induce steady current flow. We first review a novel scheme of detecting transistor stuck-on faults which was proposed by Favalli, et al. [19] . Then the circuit is modified to fulfill the requirement of concurrent error detection, and is applied to an m-out-of-2m TSC checker. We show that the combined m-out-of-2m checker is two-fault tolerant partially strongly code disjoint (2-FT PSCD). A simple inverter chain is presented to justify our concurrent detection approach. Switch and circuit level simulations are performed, and chips are fabricated and tested, which shows the correctness of the method, and also shows that performance penalty can not be avoided.
An important factor that affect the performance is that the parasitic capacitance from the virtual ground (bus in Fig. 3) In a similar work [18] , performance degradation is reduced by connecting in parallel with the current sensor a large diode. We propose an alternative solutionmBiCMOS circuits are used to reduce performance degradation. Although this method can be used only with the BiCMOS process (which have become common in the industry), the checker circuit is simpler. The current sensor in [18] is SCD, while ours is PSCD. Both methods require specific clocking schemes.
